From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

High-performance on-chip network platform for memory-on-processor architectures., , , , и . ReCoSoC, стр. 1-6. IEEE, (2011)Design space exploration of thermal-aware many-core systems., , , , и . J. Syst. Archit., 59 (10-D): 1197-1213 (2013)Analysis of Monitoring Structures for Network-on-Chip: A Distributed Approach., , , и . Int. J. Embed. Real Time Commun. Syst., 2 (1): 49-67 (2011)Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip., , , , , и . IET Circuits Devices Syst., 6 (5): 308-321 (2012)Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects., , , , , и . IET Circuits Devices Syst., 5 (6): 505-517 (2011)Memory-Efficient On-Chip Network With Adaptive Interfaces., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (1): 146-159 (2012)Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip., , , и . Microprocess. Microsystems, 37 (4-5): 432-445 (2013)Efficient application mapping in resource limited homogeneous NoC-based manycore systems., , и . HPCS, стр. 207-212. IEEE, (2013)Adaptive Input-Output Selection Based On-Chip Router Architecture., , , , , и . J. Low Power Electron., 8 (1): 11-29 (2012)Swarms of Unmanned Aerial Vehicles - A Survey., , , , и . J. Ind. Inf. Integr., (2019)