( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
PODEA: Power delivery efficient analysis with realizable model reduction.

, , и . ISCAS (4), стр. 608-611. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ping-Cheng Chung

Shun-Ping Chen

Ping-Shun Chen

Ping-Chen Huang

Chung-Hwan Chen

 

Другие публикации лиц с тем же именем

A -194 dBc/Hz FOM interactive current-reused QVCO (ICR-QVCO) with capacitor-coupling self-switching sinusoidal current biasing (CSSCB) phase noise reduction technique., , , и . VLSIC, стр. 236-. IEEE, (2015)Optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time., , и . ISPD, стр. 166-173. ACM, (2003)An optimal algorithm for sizing sequential circuits for industrial library based designs., , , , , и . ASP-DAC, стр. 148-151. IEEE, (2008)Process-variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling., и . ASP-DAC, стр. 1168-1171. ACM Press, (2005)Runtime temperature-based power estimation for optimizing throughput of thermal-constrained multi-core processors., , , , и . ASP-DAC, стр. 593-599. IEEE, (2010)Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (11): 1767-1771 (2012)An efficient multi-touch tracking algorithm with a large number of points., , , , и . ICCE-Berlin, стр. 429-430. IEEE, (2014)Be Careful of Self and Mutual Inductance Formulae, и . (?)Power Reduction of a Set-Associative Instruction Cache Using a Dynamic Early Tag Lookup., , , и . DATE, стр. 1799-1802. IEEE, (2021)ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction., , и . DAC, стр. 163-166. ACM, (2005)