( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology.

, , и . JETC, 11 (2): 19:1-19:20 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Deepti Jha

Development of a new cell penetrating peptide: design, synthesis and applications = Entwicklung eines neuen zell-penetrierenden Peptids. Uni Tübingen, (2009)

Niraj Upadhayaya

Vandana Jha

Abhinand Jha

Susmit Jha

 

Другие публикации лиц с тем же именем

Synthesis of Fault Tolerant Architectures for Molecular Dynamics., и . ISCAS, стр. 247-250. IEEE, (1994)Graceful Degradation in Algorithm-Based Fault Tolerant Multiprocessor Systems., и . ISCAS, стр. 333-336. IEEE, (1994)Analytical Modeling of the SMART NoC., и . IEEE Trans. Multi Scale Comput. Syst., 3 (4): 242-254 (2017)A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation., и . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 533-547 (2018)A Hierarchical Inference Model for Internet-of-Things., , и . IEEE Trans. Multi Scale Comput. Syst., 4 (3): 260-271 (2018)High-level macro-modeling and estimation techniques for switching activity and power consumption., , и . IEEE Trans. Very Large Scale Integr. Syst., 11 (4): 538-557 (2003)Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems., , , и . IEEE Trans. Very Large Scale Integr. Syst., 15 (3): 296-308 (2007)Variable-Pipeline-Stage Router., и . IEEE Trans. Very Large Scale Integr. Syst., 21 (9): 1669-1682 (2013)Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip., и . Int. J. Embed. Syst., 1 (1/2): 2-13 (2005)NeST: A Neural Network Synthesis Tool Based on a Grow-and-Prune Paradigm., , и . CoRR, (2017)