( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Merged Logic and Memory Fabrics for AI Workloads.

, , и . ASP-DAC, стр. 305-310. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Arijit Ghosh

Arijit Kundu

Arijit Maitra

Arijit Biswas

Arijit Mukherjee

 

Другие публикации лиц с тем же именем

A 65nm 376nA 0.4V linear classifier using time-based matrix-multiplying ADC with non-linearity aware training., и . A-SSCC, стр. 309-312. IEEE, (2017)Efficient Signal Reconstruction via Distributed Least Square Optimization on a Systolic FPGA Architecture., , , , и . ICASSP, стр. 1493-1497. IEEE, (2019)Energy-Recovery Techniques to Reduce On-Chip Power Density in Molecular Nanotechnologies., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (8): 1580-1589 (2005)Learning to Walk: Spike Based Reinforcement Learning for Hexapod Robot Central Pattern Generation., , , и . AICAS, стр. 208-212. IEEE, (2020)XBAROPT - Enabling Ultra-Pipelined, Novel STT MRAM Based Processing-in-Memory DNN Accelerator., , , и . AICAS, стр. 36-40. IEEE, (2020)OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers., , , и . IEEE J. Solid State Circuits, 55 (3): 629-638 (2020)A Survey of FPGA-Based Robotic Computing., , , , , , , и . CoRR, (2020)Online Reward-Based Training of Spiking Central Pattern Generator for Hexapod Locomotion., , , и . VLSI-SOC, стр. 208-209. IEEE, (2020)Towards CIM-friendly and Energy-Efficient DNN Accelerator via Bit-level Sparsity., и . VLSI-SoC, стр. 1-2. IEEE, (2022)EM-X-DL: Efficient Cross-device Deep Learning Side-channel Attack With Noisy EM Signatures., , , , , и . ACM J. Emerg. Technol. Comput. Syst., 18 (1): 4:1-4:17 (2022)