( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Verification Runtime Analysis: Get the Most Out of Partial Verification.

, , , , и . DATE, стр. 873-878. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Herbert Bornebusch

Heinz Bornebusch

Hannibal Bornebusch

Carl Bornebusch

Max Bornebusch

 

Другие публикации лиц с тем же именем

Safety First: About the Detection of Arithmetic Overflows in Hardware Design Specifications., , , и . MODELSWARD (Revised Selected Papers), том 1361 из Communications in Computer and Information Science, стр. 26-48. Springer, (2020)Better Late Than Never : Verification of Embedded Systems After Deployment., , , , и . DATE, стр. 890-895. IEEE, (2019)Towards Automatic Hardware Synthesis from Formal Specification to Implementation., , , и . ASP-DAC, стр. 375-380. IEEE, (2020)Verification Runtime Analysis: Get the Most Out of Partial Verification., , , , и . DATE, стр. 873-878. IEEE, (2020)Integer Overflow Detection in Hardware Designs at the Specification Level., , , и . MODELSWARD, стр. 41-48. SCITEPRESS, (2020)Coq meets CλaSH: proposing a hardware design synthesis flow that combines proof assistants with functional hardware description languages. Bremen University, Germany, (2021)base-search.net (ftsubbremen:oai:media.suub.uni-bremen.de:Publications/elib/4986).Aspekt-basierte Sentiment Analysis., , , , , , , , , и 2 other автор(ы). GI-Jahrestagung, том P-232 из LNI, стр. 2389-2400. GI, (2014)Performance Aspects of Correctness-oriented Synthesis Flows., , , и . MODELSWARD, стр. 76-86. SCITEPRESS, (2021)