( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components.

, , , , , , , , , , , , , , , , , и . ICCAD, стр. 20:1-20:9. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Chandramoorthy, Nandhini
add a person with the name Chandramoorthy, Nandhini
 

Другие публикации лиц с тем же именем

BoFL: bayesian optimized local training pace control for energy efficient federated learning., , , , , , , , и . Middleware, стр. 188-201. ACM, (2022)Energy Efficiency Boost in the AI-Infused POWER10 Processor., , , , , , , , , и 16 other автор(ы). ISCA, стр. 29-42. IEEE, (2021)Bit Error Robustness for Energy-Efficient DNN Accelerators., , , и . MLSys, mlsys.org, (2021)Resilient Low Voltage Accelerators for High Energy Efficiency., , , , , , , , и . HPCA, стр. 147-158. IEEE, (2019)System-On-Chip for Biologically Inspired Vision Applications., , , , , , , и . IPSJ Trans. Syst. LSI Des. Methodol., (2012)Accelerating Multiresolution Gabor Feature Extraction for Real Time Vision Applications., , , и . J. Signal Process. Syst., 76 (2): 149-168 (2014)MulBERRY: Enabling Bit-Error Robustness for Energy-Efficient Multi-Agent Autonomous Systems., , , , , , и . ASPLOS (2), стр. 746-762. ACM, (2024)Random and Adversarial Bit Error Robustness: Energy-Efficient and Secure DNN Accelerators., , , и . IEEE Trans. Pattern Anal. Mach. Intell., 45 (3): 3632-3647 (марта 2023)A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components., , , , , , , , , и 8 other автор(ы). ICCAD, стр. 20:1-20:9. ACM, (2022)A Configurable Architecture for a Visual Saliency System and Its Application in Retail., , , и . FCCM, стр. 233. IEEE Computer Society, (2013)