( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Multilevel Circuit Partitioning.

, , и . DAC, стр. 530-533. ACM Press, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andrew Singer

Andrew Torda

Andrew Cato

Andrew Huvos

Andrew Lee

 

Другие публикации лиц с тем же именем

Wafer Topography-Aware Optical Proximity Correction., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2747-2756 (2006)Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random Leff Variation., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (5): 845-857 (2007)DAGSizer: A Directed Graph Convolutional Network Approach to Discrete Gate Sizing of VLSI Graphs., , , , и . ACM Trans. Design Autom. Electr. Syst., 28 (4): 52:1-52:31 (июля 2023)Silicon Photonics for Computing Systems., , и . ACM J. Emerg. Technol. Comput. Syst., 14 (2): 20 (2018)Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems., , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 5183-5196 (2020)In-Route Pin Access-Driven Placement Refinement for Improved Detailed Routing Convergence., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 784-788 (2022)Hier-RTLMP: A Hierarchical Automatic Macro Placer for Large-scale Complex IP Blocks., , и . CoRR, (2023)A new methodology for reduced cost of resilience., , и . ACM Great Lakes Symposium on VLSI, стр. 157-162. ACM, (2014)Heuristic Methods for Fine-Grain Exploitation of FDSOI., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2860-2871 (2020)Optimal partitioners and end-case placers for standard-cell layout., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (11): 1304-1313 (2000)