( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An FPGA-based systolic array to accelerate the BWA-MEM genomic mapping algorithm.

, , , и . SAMOS, стр. 221-227. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zaid Al-Khalaki

Zaid Al-Zobaidi

Asad Al-Zaid

Zaid Ali Al-Rashdan

Othman Zaid

 

Другие публикации лиц с тем же именем

Fletcher: A Framework to Efficiently Integrate FPGA Accelerators with Apache Arrow., , , , , и . FPL, стр. 270-277. IEEE, (2019)Tydi-Chisel: Collaborative and Interface-Driven Data-Streaming Accelerators., , , и . NorCAS, стр. 1-7. IEEE, (2023)Exploration of alternative GPU implementations of the pair-HMMs forward algorithm., , и . BIBM, стр. 902-909. IEEE Computer Society, (2016)GPU-Accelerated BWA-MEM Genomic Mapping Algorithm Using Adaptive Load Balancing., , , и . ARCS, том 9637 из Lecture Notes in Computer Science, стр. 130-142. Springer, (2016)NLICE: Synthetic Medical Record Generation for Effective Primary Healthcare Differential Diagnosis., , , , , и . BIBE, стр. 397-402. IEEE, (2023)Automated Hybrid Interconnect Design for FPGA Accelerators Using Data Communication Profiling., , и . IPDPS Workshops, стр. 151-160. IEEE Computer Society, (2014)The FitOptiVis ECSEL project: highly efficient distributed embedded image/video processing in cyber-physical systems., , , , , , , , , и 6 other автор(ы). CF, стр. 333-338. ACM, (2019)The Effectiveness of the Scan Test and Its New Variants., , и . MTDT, стр. 26-31. IEEE Computer Society, (2004)Improving Gradient Paths for Binary Convolutional Neural Networks., , , и . BMVC, стр. 281. BMVA Press, (2022)Memory Test Optimization for Parasitic Bit Line Coupling in SRAMs., , и . ETS, стр. 205. IEEE Computer Society, (2011)