( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Very Low Voltage (VLV) Design.

, , , , , , , , , , , , , , , , , , , , , , , , и . ICCD, стр. 601-604. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Laura Ramón Giménez

Julijus Algirdas Ramonas

Lutz Ramonat

Xavier Bertrán

Wolfgang Ramonat

 

Другие публикации лиц с тем же именем

Droop mitigation using critical-path sensors and an on-chip distributed power supply estimation engine in the z14™ enterprise processor., , , , , , , , , и 6 other автор(ы). ISSCC, стр. 300-302. IEEE, (2018)Generation of Stressmarks for Early Stage Soft-Error Modeling., , , , и . DSN (Supplements), стр. 42-48. IEEE, (2019)IBM z14: Processor Characterization and Power Management for High-Reliability Mainframe Systems., , , , , , , , , и 8 other автор(ы). IEEE J. Solid State Circuits, 54 (1): 121-132 (2019)libPRISM: an intelligent adaptation of prefetch and SMT levels., , , , , , и . ICS, стр. 28:1-28:10. ACM, (2017)FitBit: Ensuring Robust and Secure Execution Through Runtime-Generated Stressmarks., , , и . HOST, стр. 194-198. IEEE, (2024)AI accelerator on IBM telum processor: industrial product., , , , , , , , , и . ISCA, стр. 1012-1028. ACM, (2022)Local Memory Design Space Exploration for High-Performance Computing., , , , и . Comput. J., 54 (5): 786-799 (2011)SERMiner : A Framework for Early-stage Reliability Estimation for IBM Processors., , , , , и . DSN (Supplements), стр. 61-64. IEEE, (2021)Characterization and Exploration of Latch Checkers for Efficient RAS Protection., , , , , , , , , и . DSN-S, стр. 63-69. IEEE, (2023)MicroGrad: A Centralized Framework for Workload Cloning and Stress Testing., , , и . ISPASS, стр. 70-72. IEEE, (2021)