( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 260 MHz IF Sampling Bit-Stream Processing Digital Beamformer With an Integrated Array of Continuous-Time Band-Pass ΔΣ Modulators.

, , и . IEEE J. Solid State Circuits, 51 (5): 1168-1176 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Su-Jeong Jeong

Wonrae Jeong

Hang-Kyun Jeong

Chang-Kyo Jeong

Hyung-Gon Jeong

 

Другие публикации лиц с тем же именем

A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF., , , и . IEEE J. Solid State Circuits, 49 (2): 405-415 (2014)A Multi-agent System for Creating Art Based on Boids with Evolutionary and Neural Networks., , и . BIC-TA (1), том 681 из Communications in Computer and Information Science, стр. 518-523. Springer, (2016)2.4 A 7nm High-Performance and Energy-Efficient Mobile Application Processor with Tri-Cluster CPUs and a Sparsity-Aware NPU., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 48-50. IEEE, (2020)A 8-bit DPWM-based Analog Bypass Circuit and System for LED Matrix Headlamp in High-Voltage 180-nm CMOS Technology., , , и . ISOCC, стр. 263-264. IEEE, (2023)A 1-GHz 16-Element Four-Beam True-Time-Delay Digital Beamformer., , , и . IEEE J. Solid State Circuits, 54 (5): 1304-1314 (2019)A 260 MHz IF Sampling Bit-Stream Processing Digital Beamformer With an Integrated Array of Continuous-Time Band-Pass ΔΣ Modulators., , и . IEEE J. Solid State Circuits, 51 (5): 1168-1176 (2016)A Fully Self-Contained Logarithmic Closed-Loop Deep Brain Stimulation SoC With Wireless Telemetry and Wireless Power Management., , , , , и . IEEE J. Solid State Circuits, 49 (10): 2213-2227 (2014)Continuous-Time Bandpass Delta-Sigma Modulators and Bitstream Processing: (Invited)., , , , , , и . CICC, стр. 1-8. IEEE, (2020)World's First GAA 3nm Foundry platform Technology (SF3) with Novel Multi-Bridge-Channel-FET (MBCFET™) Process., , , , , , , , , и 8 other автор(ы). VLSI Technology and Circuits, стр. 1-2. IEEE, (2023)A 12-bit 5MS/s Synchronous SAR ADC With Comparator Using High Gain Pre-amplifier., , и . ISOCC, стр. 133-135. IEEE, (2023)