@dblp

Defect level evaluation in an IC design environment.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1286-1293 (1996)

Links and resources

Tags