Inproceedings,

Minimizing Power and Skew in VLSI-SoC Clocking with Pulsed Resonance Driven De-skewing Latches.

, and .
VLSID, page 156-161. IEEE Computer Society, (2014)

Meta data

Tags

Users

  • @dblp

Comments and Reviews