Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/ieiceee/Molinar-SolisGP20
%A Molinar-Solis, Jesus E.
%A Gurrola-Navarro, Marco Antonio
%A Padilla-Cantoya, Ivan R.
%A Hidalgo, Juan Jesús Ocampo
%A Barragán, Carlos Alberto Bonilla
%A Amezcua, Jose M.
%D 2020
%J IEICE Electron. Express
%K dblp
%N 3
%P 20190748
%T Floating-bulk transistors: An alternative design technique for CMOS low-voltage analog circuits.
%U http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee17.html#Molinar-SolisGP20
%V 17
@article{journals/ieiceee/Molinar-SolisGP20,
added-at = {2023-09-30T00:00:00.000+0200},
author = {Molinar-Solis, Jesus E. and Gurrola-Navarro, Marco Antonio and Padilla-Cantoya, Ivan R. and Hidalgo, Juan Jesús Ocampo and Barragán, Carlos Alberto Bonilla and Amezcua, Jose M.},
biburl = {https://www.bibsonomy.org/bibtex/2b8854217da16d02244568ed57e5caabc/dblp},
ee = {https://doi.org/10.1587/elex.17.20190748},
interhash = {0c4f47b33aab037c2da5b51c3c45690b},
intrahash = {b8854217da16d02244568ed57e5caabc},
journal = {IEICE Electron. Express},
keywords = {dblp},
number = 3,
pages = 20190748,
timestamp = {2024-04-09T06:51:06.000+0200},
title = {Floating-bulk transistors: An alternative design technique for CMOS low-voltage analog circuits.},
url = {http://dblp.uni-trier.de/db/journals/ieiceee/ieiceee17.html#Molinar-SolisGP20},
volume = 17,
year = 2020
}