Article,

A Sub-0.25-pJ/bit 47.6-to-58.8-Gb/s Reference-Less FD-Less Single-Loop PAM-4 Bang-Bang CDR With a Deliberate-Current-Mismatch Frequency Acquisition Technique in 28-nm CMOS.

, , , , , and .
IEEE J. Solid State Circuits, 57 (5): 1358-1371 (2022)

Meta data

Tags

Users

  • @dblp

Comments and Reviews