Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/vlsic/CenciBRGLMB19
%A Cenci, Pierluigi
%A Bolatkale, Muhammed
%A Rutten, Robert
%A Ganzerli, M.
%A Lassche, Gerard
%A Makinwa, Kofi A. A.
%A Breems, Lucien J.
%B VLSI Circuits
%D 2019
%I IEEE
%K dblp
%P 230-
%T A 3.2mW SAR-assisted CTΔ∑ ADC with 77.5dB SNDR and 40MHz BW in 28nm CMOS.
%U http://dblp.uni-trier.de/db/conf/vlsic/vlsic2019.html#CenciBRGLMB19
%@ 978-4-86348-720-8
@inproceedings{conf/vlsic/CenciBRGLMB19,
added-at = {2020-04-03T00:00:00.000+0200},
author = {Cenci, Pierluigi and Bolatkale, Muhammed and Rutten, Robert and Ganzerli, M. and Lassche, Gerard and Makinwa, Kofi A. A. and Breems, Lucien J.},
biburl = {https://www.bibsonomy.org/bibtex/2d77e144a3823c51980598492e7bc3149/dblp},
booktitle = {VLSI Circuits},
crossref = {conf/vlsic/2019},
ee = {https://doi.org/10.23919/VLSIC.2019.8778176},
interhash = {22082713f5172f5dffcd2229ed8b82b3},
intrahash = {d77e144a3823c51980598492e7bc3149},
isbn = {978-4-86348-720-8},
keywords = {dblp},
pages = {230-},
publisher = {IEEE},
timestamp = {2020-04-04T11:49:22.000+0200},
title = {A 3.2mW SAR-assisted CTΔ∑ ADC with 77.5dB SNDR and 40MHz BW in 28nm CMOS.},
url = {http://dblp.uni-trier.de/db/conf/vlsic/vlsic2019.html#CenciBRGLMB19},
year = 2019
}