Inproceedings,

VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes.

, , and .
ISCAS, page 2104-2107. IEEE, (2007)

Meta data

Tags

Users

  • @dblp

Comments and Reviews