@dblp

A fast and accurate methodology for power estimation and reduction of programmable architectures.

, , , and . DATE, page 1054-1055. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Links and resources

Tags