Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpl/StottC11
%A Stott, Edward A.
%A Cheung, Peter Y. K.
%B FPL
%D 2011
%I IEEE Computer Society
%K dblp
%P 323-328
%T Improving FPGA Reliability with Wear-Levelling.
%U http://dblp.uni-trier.de/db/conf/fpl/fpl2011.html#StottC11
%@ 978-1-4577-1484-9
@inproceedings{conf/fpl/StottC11,
added-at = {2023-03-24T00:00:00.000+0100},
author = {Stott, Edward A. and Cheung, Peter Y. K.},
biburl = {https://www.bibsonomy.org/bibtex/292b483b961391f96da9d496342ffc351/dblp},
booktitle = {FPL},
crossref = {conf/fpl/2011},
ee = {https://doi.ieeecomputersociety.org/10.1109/FPL.2011.65},
interhash = {29603d0c9ef92513a0c0a62ff1a1ae53},
intrahash = {92b483b961391f96da9d496342ffc351},
isbn = {978-1-4577-1484-9},
keywords = {dblp},
pages = {323-328},
publisher = {IEEE Computer Society},
timestamp = {2024-04-10T14:51:39.000+0200},
title = {Improving FPGA Reliability with Wear-Levelling.},
url = {http://dblp.uni-trier.de/db/conf/fpl/fpl2011.html#StottC11},
year = 2011
}