Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/date/HuttonYSBCCP06
%A Hutton, Michael D.
%A Yuan, Richard
%A Schleicher, Jay
%A Baeckler, Gregg
%A Cheung, Sammy
%A Chua, Kar Keng
%A Phoo, Hee Kong
%B DATE Designers' Forum
%D 2006
%E Gielen, Georges G. E.
%I European Design and Automation Association, Leuven, Belgium
%K dblp
%P 64-69
%T A methodology for FPGA to structured-ASIC synthesis and verification.
%U http://dblp.uni-trier.de/db/conf/date/date2006.html#HuttonYSBCCP06
%@ 3-9810801-0-6
@inproceedings{conf/date/HuttonYSBCCP06,
added-at = {2023-03-24T00:00:00.000+0100},
author = {Hutton, Michael D. and Yuan, Richard and Schleicher, Jay and Baeckler, Gregg and Cheung, Sammy and Chua, Kar Keng and Phoo, Hee Kong},
biburl = {https://www.bibsonomy.org/bibtex/25554c9d73ac8bda59161cb40e5f2ed3f/dblp},
booktitle = {DATE Designers' Forum},
crossref = {conf/date/2006},
editor = {Gielen, Georges G. E.},
ee = {http://dl.acm.org/citation.cfm?id=1131369},
interhash = {3e6e235970069ce8185f0bf4851b5a25},
intrahash = {5554c9d73ac8bda59161cb40e5f2ed3f},
isbn = {3-9810801-0-6},
keywords = {dblp},
pages = {64-69},
publisher = {European Design and Automation Association, Leuven, Belgium},
timestamp = {2024-04-10T06:52:25.000+0200},
title = {A methodology for FPGA to structured-ASIC synthesis and verification.},
url = {http://dblp.uni-trier.de/db/conf/date/date2006.html#HuttonYSBCCP06},
year = 2006
}