@dblp

Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation.

, , and . SIGARCH Comput. Archit. News, 38 (4): 80-86 (2010)

Links and resources

Tags