Inproceedings,

Jitter model of direct digital synthesis clock generators.

, and .
ISCAS (1), page 1-4. IEEE, (1999)

Meta data

Tags

Users

  • @dblp

Comments and Reviews