Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/fpl/SampsonAGVBBST11
%A Sampson, Jack
%A Arora, Manish
%A Goulding-Hotta, Nathan
%A Venkatesh, Ganesh
%A Babb, Jonathan
%A Bhatt, Vikram
%A Swanson, Steven
%A Taylor, Michael Bedford
%B FPL
%D 2011
%I IEEE Computer Society
%K
%P 24-29
%T An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors.
%U http://dblp.uni-trier.de/db/conf/fpl/fpl2011.html#SampsonAGVBBST11
%@ 978-1-4577-1484-9
@inproceedings{conf/fpl/SampsonAGVBBST11,
added-at = {2023-12-12T23:05:37.000+0100},
author = {Sampson, Jack and Arora, Manish and Goulding-Hotta, Nathan and Venkatesh, Ganesh and Babb, Jonathan and Bhatt, Vikram and Swanson, Steven and Taylor, Michael Bedford},
biburl = {https://www.bibsonomy.org/bibtex/262cf6462e9d51b0d6a2a4cca40999a7a/admin},
booktitle = {FPL},
crossref = {conf/fpl/2011},
ee = {http://doi.ieeecomputersociety.org/10.1109/FPL.2011.16},
interhash = {521dea50aa54fc94f1b33cd712d03b1e},
intrahash = {62cf6462e9d51b0d6a2a4cca40999a7a},
isbn = {978-1-4577-1484-9},
keywords = {},
pages = {24-29},
publisher = {IEEE Computer Society},
timestamp = {2023-12-12T23:05:37.000+0100},
title = {An Evaluation of Selective Depipelining for FPGA-Based Energy-Reducing Irregular Code Coprocessors.},
url = {http://dblp.uni-trier.de/db/conf/fpl/fpl2011.html#SampsonAGVBBST11},
year = 2011
}