Article,

VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT project.

, , , , and .
Microprocess. Microprogramming, 38 (1-5): 589-596 (1993)

Meta data

Tags

Users

  • @dblp

Comments and Reviews