Article,

A 43.6-dB SNDR 1-GS/s 3.2-mW SAR ADC With Background-Calibrated Fine and Coarse Comparators in 28-nm CMOS.

, , , , and .
IEEE Trans. Very Large Scale Integr. Syst., 27 (9): 1998-2007 (2019)

Meta data

Tags

Users

  • @dblp

Comments and Reviews