Meta data
- BibTeX key
- journals/jssc/RusuMATCMLVVW15
- entry type
- article
- year
- 2015
- journal
- IEEE J. Solid State Circuits
- number
- 1
- pages
- 35-48
- volume
- 50
- ee
- https://doi.org/10.1109/JSSC.2014.2368933
- url
- http://dblp.uni-trier.de/db/journals/jssc/jssc50.html#RusuMATCMLVVW15
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/jssc/RusuMATCMLVVW15
%A Rusu, Stefan
%A Muljono, Harry
%A Ayers, David
%A Tam, Simon M.
%A Chen, Wei
%A Martin, Aaron
%A Li, Shenggao
%A Vora, Sujal
%A Varada, Raj
%A Wang, Eddie
%D 2015
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 35-48
%T A 22 nm 15-Core Enterprise Xeon® Processor Family.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc50.html#RusuMATCMLVVW15
%V 50
@article{journals/jssc/RusuMATCMLVVW15,
added-at = {2023-09-30T00:00:00.000+0200},
author = {Rusu, Stefan and Muljono, Harry and Ayers, David and Tam, Simon M. and Chen, Wei and Martin, Aaron and Li, Shenggao and Vora, Sujal and Varada, Raj and Wang, Eddie},
biburl = {https://www.bibsonomy.org/bibtex/2539a8c0288c421176fa686e6d42221f1/dblp},
ee = {https://doi.org/10.1109/JSSC.2014.2368933},
interhash = {6615425050fcf33541c788ad5c277eac},
intrahash = {539a8c0288c421176fa686e6d42221f1},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {35-48},
timestamp = {2024-04-08T10:43:55.000+0200},
title = {A 22 nm 15-Core Enterprise Xeon® Processor Family.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc50.html#RusuMATCMLVVW15},
volume = 50,
year = 2015
}