@dblp

Energy Efficient Design Through Design and Technology Co-Optimization Near the Finish Line of CMOS Scaling.

, , , , and . A-SSCC, page 1-3. IEEE, (2021)

Links and resources

Tags