Inproceedings,
Configurable multi-processor architecture and its processor element design.
T. Nishimura, T. Miki, H. Sugiura, Y. Matsumoto, M. Kobayashi, T. Kato, T. Eda, and H. Yamauchi.ASP-DAC, page 124-125. IEEE, (2006)
Meta data
- BibTeX key
- conf/aspdac/NishimuraMSMKKEY06
- entry type
- inproceedings
- booktitle
- ASP-DAC
- year
- 2006
- pages
- 124-125
- publisher
- IEEE
- crossref
- conf/aspdac/2006
- ee
- https://doi.org/10.1145/1118299.1118338
- isbn
- 0-7803-9451-8
- url
- http://dblp.uni-trier.de/db/conf/aspdac/aspdac2006.html#NishimuraMSMKKEY06
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/aspdac/NishimuraMSMKKEY06
%A Nishimura, Tsutomu
%A Miki, Takuji
%A Sugiura, Hiroaki
%A Matsumoto, Yuki
%A Kobayashi, Masatsugu
%A Kato, Toshiyuki
%A Eda, Tsutomu
%A Yamauchi, Hironori
%B ASP-DAC
%D 2006
%E Hirose, Fumiyasu
%I IEEE
%K dblp
%P 124-125
%T Configurable multi-processor architecture and its processor element design.
%U http://dblp.uni-trier.de/db/conf/aspdac/aspdac2006.html#NishimuraMSMKKEY06
%@ 0-7803-9451-8
@inproceedings{conf/aspdac/NishimuraMSMKKEY06,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Nishimura, Tsutomu and Miki, Takuji and Sugiura, Hiroaki and Matsumoto, Yuki and Kobayashi, Masatsugu and Kato, Toshiyuki and Eda, Tsutomu and Yamauchi, Hironori},
biburl = {https://www.bibsonomy.org/bibtex/207f69d1cf617f0f0a64e0642a971ad49/dblp},
booktitle = {ASP-DAC},
crossref = {conf/aspdac/2006},
editor = {Hirose, Fumiyasu},
ee = {https://doi.org/10.1145/1118299.1118338},
interhash = {77b2620bec640377410533cf5824d3c4},
intrahash = {07f69d1cf617f0f0a64e0642a971ad49},
isbn = {0-7803-9451-8},
keywords = {dblp},
pages = {124-125},
publisher = {IEEE},
timestamp = {2019-10-17T16:45:43.000+0200},
title = {Configurable multi-processor architecture and its processor element design.},
url = {http://dblp.uni-trier.de/db/conf/aspdac/aspdac2006.html#NishimuraMSMKKEY06},
year = 2006
}