Article,

Architectural improvements and 28 nm FPGA implementation of the APEnet+ 3D Torus network for hybrid HPC systems.

, , , , , , , , , and .
CoRR, (2013)

Meta data

Tags

Users

  • @dblp

Comments and Reviews