Article,
A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM.
Y. Kikuchi, M. Takahashi, T. Maeda, M. Fukuda, Y. Koshio, H. Hara, H. Arakida, H. Yamamoto, Y. Hagiwara, T. Fujita, M. Watanabe, H. Ezawa, T. Shimazawa, Y. Ohara, T. Miyamori, M. Hamada, M. Takahashi, and Y. Oowaki.IEEE J. Solid State Circuits, 46 (1): 32-41 (2011)
Meta data
- BibTeX key
- journals/jssc/KikuchiTMFKHAYHFWESOMHTO11
- entry type
- article
- year
- 2011
- journal
- IEEE J. Solid State Circuits
- number
- 1
- pages
- 32-41
- volume
- 46
- ee
- https://doi.org/10.1109/JSSC.2010.2079370
- url
- http://dblp.uni-trier.de/db/journals/jssc/jssc46.html#KikuchiTMFKHAYHFWESOMHTO11
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Journal Article
%1 journals/jssc/KikuchiTMFKHAYHFWESOMHTO11
%A Kikuchi, Yu
%A Takahashi, Makoto
%A Maeda, Tomohisa
%A Fukuda, Masatoshi
%A Koshio, Yasuhiro
%A Hara, Hiroyuki
%A Arakida, Hideho
%A Yamamoto, Hideaki
%A Hagiwara, Yousuke
%A Fujita, Tetsuya
%A Watanabe, Manabu
%A Ezawa, Hirokazu
%A Shimazawa, Takayoshi
%A Ohara, Yasuo
%A Miyamori, Takashi
%A Hamada, Mototsugu
%A Takahashi, Masafumi
%A Oowaki, Yukihito
%D 2011
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 32-41
%T A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc46.html#KikuchiTMFKHAYHFWESOMHTO11
%V 46
@article{journals/jssc/KikuchiTMFKHAYHFWESOMHTO11,
added-at = {2020-08-30T00:00:00.000+0200},
author = {Kikuchi, Yu and Takahashi, Makoto and Maeda, Tomohisa and Fukuda, Masatoshi and Koshio, Yasuhiro and Hara, Hiroyuki and Arakida, Hideho and Yamamoto, Hideaki and Hagiwara, Yousuke and Fujita, Tetsuya and Watanabe, Manabu and Ezawa, Hirokazu and Shimazawa, Takayoshi and Ohara, Yasuo and Miyamori, Takashi and Hamada, Mototsugu and Takahashi, Masafumi and Oowaki, Yukihito},
biburl = {https://www.bibsonomy.org/bibtex/2fc1adc491926d85c15b86c8eef932010/dblp},
ee = {https://doi.org/10.1109/JSSC.2010.2079370},
interhash = {7e9c1ccc5214c870f5634140a399f7d5},
intrahash = {fc1adc491926d85c15b86c8eef932010},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {32-41},
timestamp = {2020-08-31T11:44:06.000+0200},
title = {A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc46.html#KikuchiTMFKHAYHFWESOMHTO11},
volume = 46,
year = 2011
}