Inproceedings,

Analytical models for threshold voltage, drain induced barrier lowering effect of junctionless triple-gate FinFETs.

, , , , , and .
ASICON, page 1-4. IEEE, (2015)

Meta data

Tags

Users

  • @dblp

Comments and Reviews