@dblp

Delay-Time Modeling for ED MOS Logic LSI.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2 (3): 129-134 (1983)

Links and resources

Tags