@dblp

FPGA architecture for pairwise statistical significance estimation.

, , and . Int. J. High Perform. Syst. Archit., 4 (3): 121-131 (2013)

Links and resources

Tags