Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/vlsisp/MasselosDCZGM00
%A Masselos, Kostas
%A Danckaert, Koen
%A Catthoor, Francky
%A Zervas, Nikolaos D.
%A Goutis, Constantinos E.
%A Man, Hugo De
%D 2000
%J VLSI Signal Processing
%K dblp
%N 3
%P 291-317
%T A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints.
%U http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp26.html#MasselosDCZGM00
%V 26
@article{journals/vlsisp/MasselosDCZGM00,
added-at = {2008-08-06T00:00:00.000+0200},
author = {Masselos, Kostas and Danckaert, Koen and Catthoor, Francky and Zervas, Nikolaos D. and Goutis, Constantinos E. and Man, Hugo De},
biburl = {https://www.bibsonomy.org/bibtex/28d4b1613ce4d7e393e5ac771221dc735/dblp},
date = {2008-08-06},
description = {dblp},
ee = {http://dx.doi.org/10.1023/A:1026545832742},
interhash = {be5d3de815493d9683deaed3fecdd85e},
intrahash = {8d4b1613ce4d7e393e5ac771221dc735},
journal = {VLSI Signal Processing},
keywords = {dblp},
number = 3,
pages = {291-317},
timestamp = {2008-08-07T11:55:25.000+0200},
title = {A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints.},
url = {http://dblp.uni-trier.de/db/journals/vlsisp/vlsisp26.html#MasselosDCZGM00},
volume = 26,
year = 2000
}
