Inproceedings,

A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation.

, , , and .
ISCAS (2), page 276-279. IEEE, (2003)

Meta data

Tags

Users

  • @dblp

Comments and Reviews