Article,

Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint.

.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (4): 618-626 (2010)

Meta data

Tags

Users

  • @dblp

Comments and Reviews