%0 Journal Article %1 IJACSA.2013.040622 %A Hasina Khatoon Shahid Hafeez Mirza, Talat Altaf %D 2013 %J International Journal of Advanced Computer Science and Applications(IJACSA) %K Multicore; aggressive memory multiprogram parallel prefetch-sensitive; prefetchers; prefetching; wall; workload. workload; %N 6 %T Exploiting the Role of Hardware Prefetchers in Multicore Processors %U http://ijacsa.thesai.org/ %V 4 %X The processor-memory speed gap referred to as memory wall, has become much wider in multi core processors due to a number of cores sharing the processor-memory interface. In addition to other cache optimization techniques, the mechanism of prefetching instructions and data has been used effectively to close the processor-memory speed gap and lower the memory wall. A number of issues have emerged when prefetching is used aggressively in multicore processors. The results presented in this paper are an indicator of the problems that need to be taken into consideration while using prefetching as a default technique. This paper also quantifies the amount of degradation that applications face with the aggressive use of prefetching. Another aspect that is investigated is the performance of multicore processors using a multiprogram workload as compared to a single program workload while varying the configuration of the built-in hardware prefetchers. Parallel workloads are also investigated to estimate the speedup and the effect of hardware prefetchers. This paper is the outcome of work that forms a part of the PhD research project currently in progress at NED University of Engineering and Technology, Karachi.

@article{IJACSA.2013.040622, abstract = {The processor-memory speed gap referred to as memory wall, has become much wider in multi core processors due to a number of cores sharing the processor-memory interface. In addition to other cache optimization techniques, the mechanism of prefetching instructions and data has been used effectively to close the processor-memory speed gap and lower the memory wall. A number of issues have emerged when prefetching is used aggressively in multicore processors. The results presented in this paper are an indicator of the problems that need to be taken into consideration while using prefetching as a default technique. This paper also quantifies the amount of degradation that applications face with the aggressive use of prefetching. Another aspect that is investigated is the performance of multicore processors using a multiprogram workload as compared to a single program workload while varying the configuration of the built-in hardware prefetchers. Parallel workloads are also investigated to estimate the speedup and the effect of hardware prefetchers. This paper is the outcome of work that forms a part of the PhD research project currently in progress at NED University of Engineering and Technology, Karachi. }, added-at = {2014-02-21T08:00:08.000+0100}, author = {{Hasina Khatoon Shahid Hafeez Mirza}, Talat Altaf}, biburl = {https://www.bibsonomy.org/bibtex/2db8d2537d69e20ed35c6b42ad6387d44/thesaiorg}, interhash = {d1e9517cb51b7aa017e7ddd2ead0790a}, intrahash = {db8d2537d69e20ed35c6b42ad6387d44}, journal = {International Journal of Advanced Computer Science and Applications(IJACSA)}, keywords = {Multicore; aggressive memory multiprogram parallel prefetch-sensitive; prefetchers; prefetching; wall; workload. workload;}, number = 6, timestamp = {2014-02-21T08:00:08.000+0100}, title = {{Exploiting the Role of Hardware Prefetchers in Multicore Processors}}, url = {http://ijacsa.thesai.org/}, volume = 4, year = 2013 }