Inproceedings,

Reduced Latency IEEE Floating-Point Standard Adder Architectures.

, , , and .
IEEE Symposium on Computer Arithmetic, page 35-. IEEE Computer Society, (1999)

Meta data

Tags

Users

  • @dblp

Comments and Reviews