@dblp

An analytical compact model for estimation of stress in multiple Through-Silicon Via configurations.

, , , , , , , , , and . DATE, page 505-506. IEEE, (2011)

Links and resources

Tags