Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/essderc/KamathYYCJWLFS18
%A Kamath, Umanath
%A Yu, Tao
%A Yao, Wei
%A Cullen, Edward
%A Jennings, John
%A Wu, Susan
%A Lim, Peng
%A Farley, Brendan
%A Staszewski, Robert Bogdan
%B ESSDERC
%D 2018
%I IEEE
%K dblp
%P 86-89
%T BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET.
%U http://dblp.uni-trier.de/db/conf/essderc/essderc2018.html#KamathYYCJWLFS18
%@ 978-1-5386-5401-9
@inproceedings{conf/essderc/KamathYYCJWLFS18,
added-at = {2018-11-13T00:00:00.000+0100},
author = {Kamath, Umanath and Yu, Tao and Yao, Wei and Cullen, Edward and Jennings, John and Wu, Susan and Lim, Peng and Farley, Brendan and Staszewski, Robert Bogdan},
biburl = {https://www.bibsonomy.org/bibtex/232bc630abb8513d8b5447ec17cefc331/dblp},
booktitle = {ESSDERC},
crossref = {conf/essderc/2018},
ee = {https://doi.org/10.1109/ESSDERC.2018.8486902},
interhash = {f7c4523e7a1e05af829afc12f2a09ac7},
intrahash = {32bc630abb8513d8b5447ec17cefc331},
isbn = {978-1-5386-5401-9},
keywords = {dblp},
pages = {86-89},
publisher = {IEEE},
timestamp = {2019-10-17T12:39:38.000+0200},
title = {BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET.},
url = {http://dblp.uni-trier.de/db/conf/essderc/essderc2018.html#KamathYYCJWLFS18},
year = 2018
}