Article,

A diagnostic test generation procedure based on test elimination byvector omission for synchronous sequential circuits.

, and .
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (5): 589-600 (2000)

Meta data

Tags

Users

  • @dblp

Comments and Reviews