@dblp

Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm.

, , , and . ITC, page 287-296. IEEE Computer Society, (2001)

Links and resources

Tags