@dblp

A TSV test structure for simultaneously detecting resistive open and bridge defects in 3D-ICs.

, , , and . ISOCC, page 129-130. IEEE, (2016)

Links and resources

Tags