@dblp

A Low Jitter CMOS PLL Clock Synthesizer with 20-400 MHz Locking Range.

, and . ISCAS, page 3111-3114. IEEE, (2007)

Links and resources

Tags