@dblp

Design of new DSP instructions and their hardware architecture for the Viterbi decoding algorithm.

, , , and . ISCAS (5), page 561-564. IEEE, (2002)

Links and resources

Tags