@dblp

Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator.

, , and . CASES, page 10:1-10:10. IEEE, (2013)

Links and resources

Tags