@dblp

Transistor-Level Fault Analysis and Test Algorithm Development for Ternary Dynamic Content Addressable Memorie.

, and . ITC, page 39-47. IEEE Computer Society, (2003)

Links and resources

Tags