@dblp

Loop Optimization for Divergence Reduction on GPUs with SIMT Architecture.

. IEEE Trans. Parallel Distributed Syst., 26 (6): 1633-1642 (2015)

Links and resources

Tags