@dblp

An efficient fault simulation technique for transition faults in non-scan sequential circuits.

, , , , and . DDECS, page 50-55. IEEE Computer Society, (2009)

Links and resources

Tags