@dblp

Architectural Power Estimation Based on Behavior Level Profiling.

, and . VLSI Design, 7 (3): 255-270 (1998)

Links and resources

Tags