@dblp

ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (6): 1030-1042 (2017)

Links and resources

Tags